Articles Preface 3 Foreword 4 130 nm Logic Technology Featuring 60 nm Transistors , 5 Low - K Dielectrics and Cu Interconnects
نویسندگان
چکیده
This issue of the Intel Technology Journal describes Intel's state-of-the-art logic and flash-memory technologies and how some of the key technology elements will evolve in the near future. Preface Since the invention of the integrated circuit some forty years ago, engineers and researchers around the world have worked on how to put more speed, performance and value onto smaller chips of silicon. By the end of this decade (2010) we at Intel want to reach the goal of 10 billion transistors on a single chip. This is a big challenge. Today we continue to break barriers to reach this goal. This issue (Q2, 2002, Vol. 6 Issue 2) of the Intel Technology Journal gives a detailed look into the exciting advances in the areas of transistor architecture, interconnects, dielectrics, lithography, and packaging. This past year there have been many recent fundamental breakthroughs, particularly in five areas. Here we summarize some of those breakthroughs. Transistor size: Intel's research labs have recently shown the world's smallest transistor, with a gate length of 15nm. We continue to build smaller and smaller transistors that are faster and faster. We've reduced the size from 70 nanometer to 30 nanometer to 20 nanometer, and now to 15 nanometer gates. Manufacturing process: A new manufacturing process called 130 nanometer process technology (a nanometer is a billionth of a meter) allows Intel today to manufacture chips with circuitry so small it would take almost 1,000 of these "wires" placed side-by-side to equal the width of a human hair. This new 130-nanometer process has 60nm gate-length transistors and six layers of copper interconnect. This process is producing microprocessors today with millions of transistors and running at multi-gigahertz clock speeds. Wafer size: Wafers, which are round polished disks made of silicon, provide the base on which chips are manufactured. Use a bigger wafer and you can reduce manufacturing costs. Intel has begun using a 300 millimeter (about 12 inches) diameter silicon wafer size, up from the previous wafer size of 200mm (about 8 inches). 300 millimeter is the size of a medium pizza in the United States, up from the previous size of a small pizza! Lithography: Lithography is the technology used to 'print' intricate patterns that define circuits on silicon wafers. With our extreme ultraviolet (EUV) program, we've made a fundamental breakthrough in the area of lithography. EUV lithography is the technology that allows printing of lines smaller than …
منابع مشابه
A 90 nm Logic Technology Featuring 50nm Strained Silicon Channel Transistors, 7 Layers of Cu Interconnects, Low k ILD, and 1 um2 SRAM Cell
A leading edge 90 nm technology with 1.2 nm physical gate oxide, 50 nm gate length, strained silicon, NiSi, 7 layers of Cu interconnects, and low k CDO for high performance dense logic is presented. Strained silicon is used to increase saturated NMOS and PMOS drive currents by 10-20% and mobility by > 50%. Aggressive design rules and unlanded contacts offer a 1.0μm 6-T SRAM cell using 193nm lit...
متن کاملExtended 90 nm CMOS Technology with High Manufacturability for High-Performance, Low-Power, RF/Analog Applications
High-density, 90 nm CMOS technology has been suggested for generic, low-voltage, high-performance applications. In this paper, we describe some strategies for extending the previous technology in order to fabricate the following: 1) a low-standby-power transistor with high drivability for low-power applications, 2) a high-drivability transistor, inductor, and MIM capacitor for RF/analog applica...
متن کاملStudy and improvement of electrical performance of 130 nm Cu/CVD low k SiOCH interconnect related to via etch process
130 nm technology uses Cu/low k dielectrics integration for the back-end-of-line (BEOL) process. The motivation of this work was to assess and improve the electrical yields of dense via chains through the study of effects of via etch process splits. We also demonstrate successful wafer fabrication of two Cu-level interconnects with chemical vapor deposited (CVD) low k SiOCH material using dual ...
متن کاملChip-Package Interaction and Reliability Impact on Cu/Low-k Interconnects
The exponential growth in device density has yielded high-performance microprocessors containing two billion transistors [1]. The path toward such integration continues to require the implementation of new materials, processes, and design for interconnect and packaging structures. Since 1997, copper (Cu), which has a lower resistivity than aluminum (Al), has been selected as an interconnect mat...
متن کامل3-D ICs: Performance Analysis, and Technology
Interconnect delays are increasingly dominating IC performance due to increases in chip size and reduction in the minimum feature size [1]. In spite of new materials like Cu and a low-k dielectric interconnect delay is expected to be substantial below 130 nm technology node, thereby severely limiting chip performance [2]. Therefore, the need exists for alternative technologies to overcome this ...
متن کامل